### CLAIMS

(currently amended) A method for forming a semiconductor device comprising:

providing a semiconductor substrate;

forming an insulating layer on a surface of the <u>a first</u> semiconductor substrate; forming a first semiconductor layer comprising silicon and germanium over a

second semiconductor substrate;

<u>providing forming</u> a strained semiconductor layer <u>comprising silicon over the first</u> semiconductor layer <u>on the insulating layer</u>;

defining a <100> direction of the strained semiconductor layer; adhering the first semiconductor layer to the insulating layer;

cleaving through the first semiconductor layer;

removing any remaining portion of the semiconductor layer; and

forming a transistor on the strained semiconductor layer, wherein the transistor is aligned along the <u>a</u> <100> direction of the strained semiconductor layer.

- (original) The method of claim 1, wherein the strained semiconductor layer is in a tensile stress state.
- 3 6. (canceled)
- 7. (currently amended) A method for forming a semiconductor device comprising:

providing a semiconductor substrate;

defining a <110> direction of the semiconductor substrate;

forming an insulating layer on a surface of the semiconductor substrate;

providing an at least partially relaxed silicon-germanium layer;

forming a silicon layer on the at least partially relaxed silicon-germanium layer

form a pre-strained semiconductor layer.

providing a pre-strained-semiconductor layer;

defining a <100> direction of the pre-strained semiconductor layer;

bonding the <u>a pre-strained</u> semiconductor layer to the insulating layer, wherein the  $\underline{a}$  <100>  $\underline{direction}$  of the pre-strained semiconductor layer is aligned with the <u>a</u> <110>  $\underline{direction}$  of the semiconductor substrate;

removing the at least partially relaxed silicion germanium layer; and forming a transistor on the pre-strained semiconductor layer, wherein the transistor is aligned along the <100> direction of the pre-strained semiconductor layer.

# (canceled)

- (original) The method of claim 7, wherein the semiconductor device is characterized as being a silicon-on-insulator device.
- (original) The method of claim 7, wherein bonding of the pre-strained semiconductor layer to the insulating layer is performed by thermal wafer bonding.
- 11. (original) The method of claim 7, wherein forming a transistor on the pre-strained semiconductor layer comprises aligning a source/drain axis of the transistor along the <100> direction of the pre-strained semiconductor layer.
- 12. (original) The method of claim 7, wherein forming a transistor on the pre-strained semiconductor layer comprises aligning a source/drain axis of the transistor perpendicular to the <100> direction of the pre-strained semiconductor layer.

## 13 (canceled)

14. (previously presented) A method for forming a semiconductor device comprising: providing a semiconductor substrate; defining a <110> direction of the semiconductor substrate; forming an insulating layer on a surface of the semiconductor substrate;

providing a pre-strained semiconductor layer on a SiGe layer;

defining a <100> direction of the pre-strained semiconductor layer; bonding the pre-strained semiconductor layer to the insulating layer, wherein the

<100> of the pre-strained semiconductor layer is aligned with the <110> direction of the semiconductor substrate:

cleaving the SiGe layer to leave a remaining portion of the SiGe layer on the prestrained semiconductor layer; and

removing the remaining portion of the SiGe layer after cleaving; and forming a transistor on the pre-strained semiconductor layer, wherein the transistor is aligned along the <100> direction of the pre-strained semiconductor layer.

 (currently amended) A method for forming a semiconductor device comprising: providing a semiconductor substrate;

defining a crystal orientation of the semiconductor substrate;

forming an insulating layer on a surface of the semiconductor substrate;

providing an at least partially relaxed silicon-germanium layer; and

forming a silicon layer on the at least partially relaxed silicon-germanium layer to form a pre-strained semiconductor layer.

providing a pre-strained semiconductor layer;

defining a crystal orientation of the pre-strained semiconductor layer;

bonding the pre-strained semiconductor layer to the insulating layer, wherein the crystal orientation of the pre-strained semiconductor layer is not aligned with the crystal orientation of the semiconductor substrate;

removing the at least partially relaxed silicon-germanium layer; and

forming a transistor on the pre-strained semiconductor layer, wherein a source/drain axis of the transistor is aligned along the a crystal orientation of the pre-strained semiconductor layer that enhances current transport capability of a PMOS transistor.

# 16. (canceled)

 (original) The method of claim 15, wherein the semiconductor device is a silicon-oninsulator device.

## 18. (canceled)

- (currently amended) The method of claim 15, wherein defining a the crystal orientation
  of the semiconductor substrate comprises defining a <110> direction of the semiconductor
  substrate.
- (currently amended) The method of claim 15, wherein defining a the crystal orientation
  of the pre-strained semiconductor layer comprises defining a <100> direction of the pre-strained
  semiconductor layer.
- 21. (original) The method of claim 20, wherein forming a transistor on the pre-strained semiconductor layer comprises aligning a source/drain axis of the transistor along the <100> direction of the pre-strained semiconductor layer.
- 22. (original) The method of claim 21, wherein forming a transistor on the pre-strained semiconductor layer comprises aligning a source/drain axis of the transistor perpendicular to the <100> direction of the pre-strained semiconductor layer.
- 23. (canceled).
- (currently amended) The method of claim 15, further comprising polishing the prestrained semiconductor layer after cleaving through the at least partially relaxed silicongermanium layer.
- (withdrawn) A semiconductor device comprising:
   a semiconductor substrate having a first crystal orientation;
   an insulating layer formed on a surface of the semiconductor substrate; and

- a pre-strained semiconductor layer bonded to the insulating layer, the pre-strained semiconductor layer having transistors formed thereon, wherein channel regions of the transistors are aligned with a second crystal orientation, the second crystal orientation being different than the first crystal orientation.
- (withdrawn) The semiconductor device of claim 25, wherein the pre-strained semiconductor layer is in a tensile stress state.
- 27. (withdrawn) The semiconductor device of claim 25, wherein the pre-strained semiconductor layer is formed by depositing a silicon layer on an at least partially relaxed silicon-germanium layer.
- 28. (withdrawn) The semiconductor device of claim 25, wherein the second crystal orientation is along a natural cleave plane of the pre-strained semiconductor layer, and the first crystal orientation is aligned 45 degrees from the second crystal orientation.
- (withdrawn) The semiconductor device of claim 25, wherein the second crystal orientation is rotated 45 degrees from the first crystal orientation.
- (withdrawn) The semiconductor device of claim 25, wherein the channel regions of the transistors are aligned in a <100> direction.
- (withdrawn) The semiconductor device of claim 25, wherein the semiconductor device is a silicon-on-insulator device.